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4H-silicon carbide ~SiC! metal–oxide–semiconductor field-effect transistors fabricated on both
(112¯0) and ~0001! faces were characterized at various temperatures. From the temperature
dependence of channel mobility, carrier transport in the inversion layer at the SiO2/4H-SiC(112¯0)
interface was found to be affected by phonon scattering (m0;T22.2), while that at the
SiO2/4H-SiC(0001) interface was thermally activated (m0;T2.6) due to the decrease of Coulomb
scattering by emission of electrons from acceptor-like interface states. From the temperature
dependence of threshold voltage, the density of acceptor-like interface states near the conduction
band edge seems to be low at the SiO2/4H-SiC(112¯0) interface, but quite high
(.1013 cm22 eV21) at the SiO2/4H-SiC(0001) interface. The low density of acceptor-like interface
states near the conduction band edge on the (112¯0) face should be the primary cause for the high
inversion-channel mobility. © 2001 American Institute of Physics. @DOI: 10.1063/1.1340861#
Among many polytypes in SiC, 4H-SiC has been recog-
nized as the most attractive material for electronic devices in
high-power, high-frequency, and high-temperature opera-
tions because of its wider band gap and higher electron mo-
bility than other polytypes. Utilizing native oxide SiO2,
power metal–oxide–semiconductor field-effect transistors
~MOSFETs! are expected to have much potential for high-
speed and low-loss switching devices. However, several re-
searchers reported extremely low inversion-channel mobili-
ties ~typically only few cm2/V s!1–5 in 4H-SiC MOSFETs
fabricated on ~0001! Si faces regardless of its high bulk mo-
bility (800 cm2/V s). These low channel mobilities lead to
high channel resistance resulting in much higher on-
resistances in 4H-SiC inversion-mode power MOSFETs6,7
compared to expected values from 4H-SiC material proper-
ties.
Recently, we reported a 173 improvement in inversion
channel mobility (96 cm2/V s) of 4H-SiC MOSFETs by uti-
lizing (112¯0) faces instead of conventional ~0001! Si faces
(5.6 cm2/V s).8–10 Also a threshold voltage of 7.8 V on the
~0001! face was reduced to 4 V on the (112¯0) face. In this
letter, we examine the temperature dependence of MOSFET
characteristics on both (112¯0) and ~0001! faces. The elec-
tron transport in inversion layers is quite different for each
SiO2/4H-SiC interface because of different interface state
profile.
The starting materials were n-type 4H-SiC substrates
with the (112¯0) face orientation supplied by Nippon Steel
Co. The (112¯0) substrates were prepared by slicing parallel
to the (112¯0) face from @0001¯ # grown ingots. For compari-
son, ~0001! Si-face substrates with 8° off angle were also
used in this experiment. Planar n-channel MOSFETs were
fabricated on B-doped p-type epilayers grown in our group
on each substrate. The thickness and the acceptor concentra-
tions of epilayers were 4 mm and 5 – 1031015 cm23, respec-
tively. The source and drain regions were formed by selec-
tive ion implantation of N1 at room temperature followed by
activation annealing at 1550 °C for 30 min in Ar. Prior to
gate oxidation, the samples were subjected to conventional
RCA cleaning followed by additional H2 annealing1,3 at
1000 °C for 30 min. The gate oxide was formed by wet
oxidation at 1100 °C for 1 h for the (112¯0) face samples,
resulting in an oxide thickness of about 40 nm. For the
~0001! face samples, taking into account the slow oxidation
rate,11 wet oxidation was carried out at 1150 °C for 2 h to
obtain the same oxide thickness. After the oxidation, all
samples were subjected to annealing at the oxidation tem-
perature for 30 min in Ar. The ohmic contacts for the source
and drain electrodes were Al/Ti alloyed at 600 °C in Ar.
After Al was evaporated and patterned to form the gate elec-
trode, postmetalization annealing was performed at 400 °C in
N2 with 10%-H2. The channel length (L) and width (W)
were 30 and 200 mm, respectively. The directions of drain
current are along @11¯00# and @0001# for MOSFETs on the
(112¯0) face, and @11¯00# for those on the ~0001! face. I – V
characteristics were measured at various temperatures from
100 to 500 K in an electrically shielded probe station.
Figures 1~a! and 1~b! show drain current (ID) –drain
voltage (VD) characteristics at a constant gate voltage (VG)
of 10 V for 4H-SiC MOSFETs on the (112¯0) and ~0001!
faces at various temperatures. The drain current for
MOSFETs on the (112¯0) face decreases from 0.27 to 0.19
mA in the saturation region with increasing temperature
from 307 to 416 K. The decreasing drain current in 4H-SiC
MOSFETs at elevated temperatures is realized, for the first
time, by utilizing the (112¯0) face. On the ~0001! face, on the
contrary, the drain current increases from 0.01 to 0.07 mA
with increasing temperature from 297 to 425 K. The decreas-
ing drain current in Fig. 1~a! and increasing one in Fig. 1~b!
imply that the channel mobility on the (112¯0) face decreases
and that on the ~0001! face increases with increasing tem-
perature, respectively.a!Electronic mail: h-yano@kuee.kyoto-u.ac.jp
APPLIED PHYSICS LETTERS VOLUME 78, NUMBER 3 15 JANUARY 2001
3740003-6951/2001/78(3)/374/3/$18.00 © 2001 American Institute of Physics
Downloaded 24 Dec 2006 to 130.54.130.229. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
The channel mobilities as a function of temperature are
shown in Fig. 2 for 4H-SiC MOSFETs on both (112¯0) and
~0001! faces. The channel mobility was determined from the
slope of ID /gm
1/2
– VG plot12 at VD50.1 V ~gm : transconduc-
tance!. This mobility is called low-field mobility (m0),
which is not affected by source and drain series resistances.
Above 200 K, MOSFETs on the (112¯0) face show decreas-
ing channel mobility in proportion to T22.2. On the ~0001!
face, however, the channel mobility increases with increas-
ing temperature in proportion to T2.6. So far there have been
a few reports13,14 related to temperature dependence of chan-
nel mobility in 4H-SiC MOSFETs, in which the channel mo-
bility increased with increasing temperature, even in 4H-SiC
MOSFETs with high channel mobility using a deposited ox-
ide as a gate insulator.14
The temperature dependences of threshold voltages (VT)
obtained from the linear extrapolation method in ID – VG
characteristics at VD50.1 V are also different for MOSFETs
on the ~0001! and (112¯0) faces, as shown in Fig. 3. On the
~0001! face, the threshold voltages decrease significantly
from 8 to 2.7 V at temperatures from 300 to 500 K. The
threshold voltages of MOSFETs on the (112¯0) face, how-
ever, indicate a weak temperature dependence like the theo-
retical threshold voltage illustrated by the solid line in Fig. 3.
The difference in threshold voltages between measured and
theoretical values means the existence of effective fixed
charges at the interface or in the oxide. These charges are
negative in this case and are originated from both real nega-
tive fixed charges and electrons trapped at acceptor-like in-
terface states. The large decrease in the threshold voltage on
the ~0001! face indicates that electrons trapped at acceptor-
like interface states near the conduction band edge are emit-
ted at elevated temperatures resulting in small amount of
negative charges. On the other hand, the small change in the
threshold voltage on the (112¯0) face for various tempera-
tures up to 420 K ~corresponds to an energy of 0.3 eV below
the conduction band edge in the inversion condition! means
that the density of acceptor-like interface states is low near
the conduction band edge. The origin of effective negative
charges at the SiO2 /SiC(112¯0) interface will be discussed
later.
We simply estimated the interface state density (D it)
from the temperature dependence of negative charge density
(Qnc) at the interface obtained from Fig. 3, and the results
are shown in Fig. 4. The negative charge density is given by
Qnc5
Cox
q @VT2VT~ theory!# , ~1!
FIG. 1. ID – VD characteristics at a constant VG of 10 V for 4H-SiC
MOSFETs on (112¯0) @~a!: left figure! and ~0001!# @~b!: right figure# above
room temperature. Drain current flows along @0001# and @11¯00# directions,
respectively, to indicate higher current for each case.
FIG. 2. Temperature dependence of channel mobility for 4H-SiC MOSFETs
on both (112¯0) and ~0001!.
FIG. 3. Temperature dependence of threshold voltage for 4H-SiC
MOSFETs on both (112¯0) and ~0001!.
FIG. 4. Interface state density as a function of energy from the conduction
band edge in 4H-SiC MOSFETs.
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where Cox , q , and VT(theory) are the oxide capacitance, the
electronic charge, and the theoretical threshold voltage, re-






where DQnc is the change in the negative charge density and
Dcs is the change in the surface potential at inversion. Those
values are varied by changing the temperature. In this esti-
mation, all interface states are assumed to be acceptor-like
traps, which are negatively charged below the Fermi level.
As Fig. 4 indicates, the SiO2/4H-SiC(112¯0) interface has
much fewer interface state density near the conduction band
edge than the SiO2/4H-SiC(0001) interface. These results
are opposite, at first glance, to the previous report on the
SiO2/6H-SiC(112¯0) interface study.11 Our study monitored
the interface states at energies of approximately 0.3 eV be-
low the conduction band edge, while the previous one did at
relatively deeper energies of 0.7–0.8 eV below the conduc-
tion band edge. Recent reports15–17 revealed that the inter-
face state density at the SiO2/4H-SiC interface on the ~0001!
face significantly increased (.1013 cm22 eV21) near the
conduction band edge. Hence, we suppose that the distribu-
tions of interface states for the SiO2/4H-SiC interfaces on
(112¯0) and ~0001! show different profiles: the interface state
density does not increase significantly toward the conduction
band edge for the SiO2/4H-SiC(112¯0) interface. In fact, we
have confirmed smaller interface state density near the con-
duction band edge by high-frequency capacitance–voltage
measurements for n-type 4H-SiC(112¯0) metal–oxide–
semiconductor structures at low temperatures.18 Electrons in
the inversion layer are easily affected by the interface states
near the conduction band edge, and therefore the MOSFETs
on the (112¯0) face can exhibit much higher channel mobility
than that on the ~0001! face.
Considering the temperature dependence of channel mo-
bility in Fig. 2 (m0;T22.2), the carrier transport in the in-
version layer on 4H-SiC(112¯0) face is affected by phonon
scattering above room temperature as observed in the bulk
crystal. At deeper energies, the SiO2/4H-SiC(112¯0) inter-
face would show relatively higher density of acceptor-like
interface states as reported at the SiO2/6H-SiC(112¯0) inter-
face in Ref. 11. Therefore, the difference between measured
and theoretical threshold voltages on the (112¯0) face in Fig.
3 is originated from electrons trapped at acceptor-like inter-
face states located at deeper energies below the Fermi level.
These trapped electrons can not be emitted in the tempera-
ture range up to 420 K in this experiment. These results
suggest that the dangling bond density and/or chemical states
of bonds at the interface may be essentially different between
the (112¯0) and ~0001! faces.
In conclusion, we have studied the carrier transport in
the inversion layers of 4H-SiC MOSFETs on both (112¯0)
and ~0001! faces at various temperatures. Almost a constant
threshold voltage on the (112¯0) face against temperatures
suggests a low density of acceptor-like interface states near
the conduction band edge. Therefore, high channel mobility
at room temperature and decreasing channel mobility at el-
evated temperatures for MOSFETs on the (112¯0) face are
derived from the high-quality SiO2/4H-SiC(112¯0) interface.
Also, carrier transport is affected by phonon scattering. In
addition to the low interface state density, a flat surface of
epilayer on the (112¯0) face19,20 is a promising feature for
MOS devices. The decreasing threshold voltage with in-
creasing temperature on the ~0001! face is caused by the
reduction of electrons trapped at acceptor-like interface
states near the conduction band edge of 4H-SiC. MOSFETs
on the ~0001! face showed increasing channel mobility due
to reduced Coulomb scattering by emission of electrons from
acceptor-like interface states. A high density of acceptor-like
interface states (.1013 cm22 eV21) is the most significant
factor to suppress the channel mobility to a very low value
on the ~0001! face.
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